HIP datasheet, HIP pdf, HIP data sheet, datasheet, data sheet, pdf , Intersil, Driver, Full Bridge FET, No Charge Pump. HIP 80V/A Peak Current Full Bridge Fet Driver. The is a medium frequency, medium voltage H-Bridge N-Channel MOSFET driver IC, available in HIP Data Sheet. FN CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
|Published (Last):||10 February 2012|
|PDF File Size:||9.18 Mb|
|ePub File Size:||3.44 Mb|
|Price:||Free* [*Free Regsitration Required]|
These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. Positive supply to control logic and lower datasheett drivers. N is the maximum number of terminal positions. Low Level Input Voltage. B High-side Source connection.
HIP’s reduced drive current allows smaller packaging. Metric dimensions, the inch dimensions control. Connect cathode of bootstrap.
HIP datasheet, Pinout ,application circuits 80 V/ A Peak Current Full Bridge FET Driver
Drives pF Load in Free Air at 50? Logic level input that controls BHO driver Pin Logic level input that when taken high sets all four outputs low. Times of Typically 15ns. In case of conflict between English and. Supply Voltage, V DD.
Intersil products are sold by description only. Similar to hup4082 HIP, it has a flexible input protocol for. Logic level input that controls AHO driver Pin User-Programmable Dead Time 0. Intersil Pb-free products employ special Pb-free material.
Low Level Input Current. Copyright Harris Corporation De-couple this pin to V SS Pin 6.
A High-side Bootstrap supply. External bootstrap diode and capacitor are required. Dimension “D” does not include mold flash, protrusions or gate. Disable Turn-on Propagation Delay. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders.
High Level Output Voltage. Lower Turn-off Propagation Delay. This is a stress only rating and operation of the. Full Bridge Power Supplies. If it is not present, a visual. If BHI Pin 2 is driven high or not connected. DIS – Upper Outputs. Lower Turn-on Propagation Delay. Lead Temperature Datashest 10s. Minimum Input Pulse Width. Logic level input that controls BLO driver Pin Disable Turn-off Propagation Delay. Intersil Corporation’s quality certifications can be viewed at www. E and e A are measured with the leads constrained to be perpendic.
DIS high overrides all other inputs. Logic level input that controls ALO driver Pin Upper Turn-on Propagation Delay.
B1 maximum dimensions do not include dambar protrusions. Voltage on V SS.
HIP Datasheet pdf – Driver, Full Bridge FET, No Charge Pump – Intersil
hip482 Copyright Intersil Americas Inc. Low Level Output Voltage. When DIS is taken low the outputs are controlled by the other inputs. Upper Turn-off Propagation Delay.
80 V/1.25 A Peak Current Full Bridge FET Driver
Dimension “E” does not include interlead flash or protrusions. The pin can be driven by signal levels of 0V to. C with Rise and Fall.